

**$\overline{RD}$  is a tristate signal which indicates that the CPU wishes to read data** from either memory or an I/O device, as identified  $\overline{MREQ}$  or  $\overline{IORQ}$ .

**$\overline{WR}$  is a tristate control signal which indicates that the CPU wishes to write data to memory or an I/O device** as indicated by  $\overline{MREQ}$  and  $\overline{IORQ}$ . Some Z80 I/O devices have no  $\overline{WR}$  input. These devices assume a Write operation when  $\overline{IORQ}$  is low and  $\overline{RD}$  is high.  $\overline{RD}$  low specifies a Read operation.

The various ways in which the three control signals,  $\overline{M1}$ ,  $\overline{IORQ}$ , and  $\overline{RD}$ , may be interpreted are summarized in Table 7-5, which occurs in the description of the Z80 PIO device.

**$\overline{RFSH}$  is a control signal used to refresh dynamic memories.** When  $\overline{RFSH}$  is output low, the current  $\overline{MREQ}$  signal should be used to refresh dynamic memory, as addressed by the lower seven bits of the Address Bus, A0 - A6.

Next we will describe CPU control signals.







Figure 7-4. Z80 CPU Signals and Pin Assignments



280







- R1, 5, 10 = 4K1
- R2, 7 = 2K
- R3, 6, 8, 11 = 1K2
- R4, 9 = 10K

Q1 - Q5 = (P)P (S)P

C



C1